Jobbeschreibung
As a senior IP Design/Implementation engineer you will have responsibilities spanning all aspects of IP. You will be responsible for generating gate level netlist and various collaterals for physical design team, lint, logic equivalence check, static low power verification, Functional ECO, CDC, RDC and managing collaterals between front-end design team and physical design team.
Anfrage
Preferred minimum extensive years of experience in IP design integration and implementation with multiple clock domains and multiple power domains.Deep knowledge and experience in various tools such as RTL simulation, lint, logic equivalence, version control, synthesis, static timing analysis, CDC, RDC in order to generate gate level netlist and perform various checks.Working experience with the physical design teamsDeep knowledge of VLSI design methodology ranging from RTL to sign-off and familiarity with programming language such as Perl, Tcl, shell scriptsThe ideal candidate will be familiar with version control, CVS, Perforce, ClearCase.Excellent interpersonal skills and interaction experience with sub block owners, physical design teams and different engineering groupsProficiency in English language is required
Heim
Profil 123work
Wieder aufnehmen
Motivationsschreiben
Adresse
Germany
